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Abstract—In this work, single-layer intrinsic and fluorinated 
graphene were investigated as gate insertion layers in normally-
OFF p-GaN gate HEMTs, which wraps around the bottom of the 
gate forming Ti/graphene/p-GaN at the bottom and Ti/graphene/ 
SiNx on the two sides. Compared to the Au/Ti/p-GaN HEMTs 
without graphene, the insertion of graphene can increase the 
ION/IOFF ratios by a factor of 50, increase the VTH by 0.30 V and 
reduce the off-state gate leakage by 50 times. Additionally, this 
novel gate structure has better thermal stability. After thermal 
annealing at 350 °C, gate breakdown voltage holds at 12.1 V, which 
is first reported for Schottky gate p-GaN HEMTs. This is 
considered to be a result of the 0.24 eV increase in Schottky barrier 
height and the better quality of the Ti/graphene/p-GaN and 
Ti/graphene/SiNx interfaces. This approach is very effective in 
improving the ION/IOFF ratio and gate BV of normally-OFF GaN 
HEMTs. 
 
Index Terms—p-GaN high electron mobility transistor (HEMT), 
graphene, gate leakage, gate breakdown 
 
I. INTRODUCTION 
Gallium nitride (GaN) possesses excellent physical 
properties, such as a high critical electric field and a high 
saturation velocity [1-3], which is ideal for devices with a low 
specific ON-resistance (RON), a high breakdown voltage and a 
high operation switching frequency. For switch applications, 
normally-off transistors are required to provide adequate safety 
conditions [4-5]. Among many options of normally-off HEMTs 
[6-8], recessed gate metal-insulator-semiconductor-HEMTs 
(MIS-HEMTs) and p-GaN gate HEMTs (which lift up the 
conduction band) have been considered as the two most 
promising approaches [9-10].  
Reducing the gate leakage current remains a big challenge 
for p-GaN gate HEMTs [11-13]. The forward gate leakage 
current limits the gate voltage swing and causes drive losses, 
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while the reverse one can lead to the off-state power 
consumption [14]. Previous studies in MIS-HEMTs revealed 
that fluorinated graphene can serve as a barrier layer between 
Al2O3 and GaN, which contributed to a suppression of gate 
leakage current by two orders of magnitude [15]. Graphene can 
act as a strong barrier to atom diffusion and saturate the 
dangling bonds and defects on the surface [16, 17].  However, 
there have not been any reports on the effectiveness of graphene 
in p-GaN HEMTs, which was addressed in this work. 
 
II. DEVICE STRUCTURE AND FABRICATION 
The p-GaN gate HEMTs were fabricated on 100 nm p-
GaN/15 nm Al0.2Ga0.8N/0.7 nm AlN/4.5 μm GaN epi-structures 
grown on Si (111) substrates by metal organic chemical vapor 
deposition (MOCVD) provided by Enkris Semiconductor Inc. 
Fig. 1 shows the schematic cross-section of the devices. The p-
GaN layer was doped with Mg to a concentration of 4 × 1019 
cm−3. The fabrication flow started with p-GaN gate definition 
by a Cl-based plasma etch followed by a Cl2/BCl3 plasma etch 
to form mesas and isolate the devices. The source/drain (S/D) 
Ohmic contacts were formed by Ti/Al/Ti/Au (20/110/40/50 
nm) deposition and annealing was at 830 °C in N2 for 45 s. 120 
nm SiNx deposited by plasma enhanced chemical vapor 
deposition (PECVD) was used as the first passivation layer. 
Prior to the deposition of gate metals (40 nm Ti/100 nm Au), 
single layer graphene grown by chemical vapor deposition 
(CVD) on Cu foils was transferred to part of the sample surface 
via the “polymethyl methacrylate (PMMA)-mediated” wet-
transfer approach [18]. The undesired part of graphene was 
etched away by O2 plasma after deposition of gate metal. 
Finally, the devices were annealed at 350 °C in N2 for 5 minutes 
to improve the Au/Ti(graphene)/p-GaN interface. 
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  Two types of graphene, intrinsic (I-graphene) and 
fluorinated graphene (F-graphene), were investigated. F-
graphene was realized by exposing the I-graphene to SF6 
plasma. In this experiment, the quality and the cleanness of the 
transferred graphene are crucial, as the metal/semiconductor 
barrier height heavily depends on the surface states and defects. 
Especially, the PMMA residuals could lead to Fermi-level 
pinning at the metal/graphene/p-GaN junction, which would 
eventually result in the malfunction of these devices [19]. As 
illustrated in Fig. 2, the Raman spectra and SEM pictures show 
that the transferred graphene has a high quality (𝐼2𝐷/𝐼𝐺 ≈ 2) 
with negligible PMMA contaminations [20]. 
  
III. RESULTS AND DISCUSSION 
A. HEMTs results 
The HEMTs with and without graphene are from the same 
wafer piece. The gate leakage, transfer and output 
characteristics of the HEMTs are shown in Fig. 3. 
Compared to the HEMTs with Ti/p-GaN gate structures, 
those with Ti/I-graphene/p-GaN and Ti/F-graphene/p-GaN gate 
structures have about one order of magnitude lower gate 
leakage with a forward bias and 2 orders of magnitude with a 
reverse bias. 
  
Additionally, the HEMTs with graphene have higher 
threshold voltage (VTH) defined at IDS = 10 μA/mm (0.32 V 
higher for I-graphene and 0.28 V higher for F-graphene). More 
importantly, the insertion of graphene increased the ION/IOFF 
ratio at least one order of magnitude for both types of graphene. 
Detailed comparison of the extracted DC parameters between 
three types of devices is shown in Table I. The statistical data 
of VTH is shown in Fig. 3 (d). The average VTH values of the 
 
Fig. 1.  (a) Schematic of the device structure; (b) Cross-section of the device 
characterized by a scanning transmission electron microscope (STEM) 
showing the edge of a p-GaN gate and the p-GaN/AlGaN/GaN structure. 
 
Fig. 2.  The transferred graphene characterized by (a) Raman spectroscopy and 
(b) SEM, a few PMMA residuals are shown intentionally as noted by the 
arrows. 
 
 
 
Fig. 3.  Comparison of the device performance of the p-GaN HEMTs with I-
graphene, F-graphene and without graphene; (a) gate leakage characteristics 
under VDS = 0 V; (b) output characteristics (VG from VTH to (VTH + 5V)), 1V 
step); (c) transfer characteristics under VDS = 1 V, the inset figure is transfer 
characteristics plotted in linear scale; and (d) VTH uniformity characterization. 
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devices without graphene, with I-graphene and with F-graphene 
are 1.58 V, 1.86 V and 1.84 V, respectively. The increase of 
VTH should be attributed to higher Schottky barrier height (Φ𝐵) 
and p-type doping in graphene introduced in the “PMMA-
mediated” wet-transfer process [18]. In summary, the insertion 
of graphene reduced the gate leakage current and increased VTH 
without sacrificing any output performances. 
 
B. Effects of Graphene during Annealing Treatment 
In practice, passivation layers are necessary for metal pads 
and interconnect protection. This means that the gate metal/p-
GaN interfaces will commonly experience some low-
temperature thermal annealing. For the gate-metal-first process, 
the interface will undergo an even higher thermal budget for 
S/D contact annealing [13]. To investigate the effects of 
graphene during these thermal steps, the gate leakage of devices 
had also been measured before the annealing treatment (350 °C 
in N2 for 5 minutes). Fig. 4 presents the gate leakage 
characteristics and gate breakdown voltage (BV) before and 
after annealing.  
  
As illustrated in Fig. 4, in the case of forward VG bias, all the 
devices have a considerable increase in gate leakage. This 
should be due to the reduction of Φ𝐵. After the annealing, the 
gate BV of the devices without graphene was 9.80 V whereas 
the devices with graphene broke down at 12.05 V. To our 
knowledge, this is the highest gate BV that has been reported in 
HEMTs with p-GaN Schottky gates. Fig. 7 summarize the gate 
BV or maximum gate bias versus VTH for p-GaN gate HEMTs 
fabricated by several groups. Compared with other reported p-
GaN gate HEMTs, our devices with graphene insertion exhibit 
the highest gate BV and a relative high VTH. These 
improvements are crucial for p-GaN gate HEMT device for 
power switching applications. 
To get further insights into the role of graphene on Ti/p-GaN 
interfaces, scanning transmission electron microscopy (STEM) 
images of the HEMTs were obtained. As shown in Fig. 5, the 
Ti/p-GaN interface quality has been much improved by the 
insertion of graphene. The thin darker regions pointed out by 
the yellow arrows in Fig. 5(a) were confirmed to be small voids 
or TiN islands by energy dispersive spectroscopy (EDS), as 
illustrated in the insets of Fig. 5(a). The inset figure on the left 
shows that the darker region has TiN, while the right one 
illustrates a void where only background signals/noise exist in 
EDS.  Meanwhile, the interface with graphene is more uniform 
and cleaner. This means that the graphene interlayer helped to 
reduce the formation of TiN and interface voids and maintain a 
more stable Ti/graphene/p-GaN interface during annealing, 
contributing to a lower leakage current and a higher gate BV. 
 
C. Mechanism Study with Ti/graphene/p-GaN Schottky 
diodes 
Besides the material analysis, Au/Ti/graphene/p-GaN 
Schottky contacts have been fabricated as seen in the inset of 
Fig. 6(a). Considering the fact that the I-graphene and F-
graphene had similar effects in the previous experiments, only 
I-graphene was studied here. This test structure consists of two 
Schottky contacts back-to-back [29]. The I–V measurements 
were carried out in the bias range of 0 to 6 V. Before annealing, 
TABLE I 
COMPARISON OF EXTRACTED DC PARAMETERS 
Parameters No graphene I-Graphene F-Graphene 
IG (VG = 8V) 
(mA/mm) 
~ 2 ~ 0.1 ~ 0.1 
IOFF (mA/mm) 2.5 × 10−4 3.6 × 10−6 1.2 × 10−6 
VTH (V) 1.54 1.86 1.82 
RON (Ωmm) 12.4 12.8 11.9 
Gate BV (V) 9.8 12.05 12.0 
 
 
 
Fig. 4. (a) Comparison of the gate leakage current and gate breakdown voltage 
before and after 350 °C 5 min annealing; (b) Gate BV or maximum gate bias   
versus threshold voltage for p-GaN gate HEMTs fabricated by several groups. 
 
Fig. 5. Cross-section STEM of the HEMTs after 350 oC 5 min annealing in the 
gate region (a) without graphene; Insets: EDS show the darker regions are 
either TiN or voids; (b) with I-graphene. The Au/Ti/p-GaN interface has been 
much improved by graphene.  
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the systems with and without I-graphene have comparable 
current density, whereas they are significantly different after 
350 oC 5 minutes annealing. 
The temperature dependence of the I-V characteristics has 
also been studied for these systems to extract Φ𝐵. Taking the 
Mg doping concentration of 4 × 1019 cm−3 into consideration, 
the value of 𝐸00/𝑘𝑇 is in the range between 0.85 and 1.34 in the 
examined temperature range. This implies that thermionic field 
emission (TFE) should be the dominant mechanism in our 
systems. Hence, the expression of the TFE reverse current was 
used to fit our experimental data [13, 30] 
𝐼𝑠 =
𝐴𝑐𝐴
∗𝑇√𝜋𝐸00
𝑘
∙ √𝑞(𝑉 − 𝑉𝑛) +
𝑞Φ𝐵
𝑐𝑜𝑠ℎ2(
𝐸00
𝑘𝑇
)
 
                   ∙ 𝑒𝑥𝑝 (−
𝑞Φ𝐵
𝐸00 coth (
𝐸00
𝑘𝑇
)
)                                  (1) 
       𝐼𝑇𝐹𝐸 = 𝐼𝑠 ∙ 𝑒𝑥𝑝 (
𝑞𝑉
𝑘𝑇
−
𝑞𝑉
𝐸00 coth (
𝐸00
𝑘𝑇
)
)                    (2) 
      𝐸00 =
𝑞ℎ
4𝜋
√
𝑁𝐴
𝑚∗𝜀
                                                              (3) 
where 𝑉 is the applied voltage, 𝐴𝑐 is the contact area, 𝐴
∗ is the 
Richardson constant, 𝑞 is the elementary charge, k is the 
Boltzmann constant, h is Planck’s constant, T is the absolute 
temperature, and 𝜀 and 𝑚∗ are the dielectric constant for GaN 
and the effective mass for holes, respectively. Φ𝐵 represents the 
Schottky barrier height of the metal(graphene)/p-GaN interface. 
In our calculation, we used the values of  𝜀 = 8.9 𝜀0 , 𝐴
∗ =
27.9 A/cm2K2, and 𝑚∗ = 0.81 𝑚0. 
 
The extracted Φ𝐵 from the data (Fig. 6(b)) is 2.08 eV for the 
contacts without graphene and 2.09 eV for those with I-
graphene, respectively.  After annealing the sample at 350 °C 
in N2 for 5 min, Φ𝐵 decreased to 1.65 eV (no Gr) and 1.89 eV 
(with graphene), which results in approximately one order of 
magnitude smaller current in the sample with graphene. The 
extracted  Φ𝐵  are summarized in Table II. These data are 
consistent with the experimental value reported in the literature 
for Ti/p-GaN interfaces [13]. 
It is worth mentioning that this back-to-back Schottky diodes 
experiment was conducted on p-GaN wafer without any 
passivation or etching process. The metal/p-GaN interfaces in a 
HEMT can be more defective due to the ion bombardment 
during the fabrication process (e.g. passivation deposition and 
gate dielectric etching).    
D. Analysis and Modeling of Gate Leakage Current 
In this part, the gate current characteristics in Fig. 4(a) and 
the corresponding mechanism will be analyzed more 
thoroughly. The data will be fitted to a physical model from Ref. 
[31]. The trap depth and the corresponding prefactors of the 
HEMTs with/without graphene will be extracted. 
As shown in Fig. 7, the gate structure includes two junctions, 
i.e. the metal (graphene)/p-GaN junction (Schottky junction) 
and the p-GaN/AlGaN/GaN junction (p-i-n junction). The gate 
leakage mechanisms are different in different gate bias regimes. 
 
In the VG < 0 regime, vertical gate current is blocked due to 
the reverse bias of the p-i-n junction. An electron current is 
likely from the Schottky metal near the gate edges through a 
leakage path along the p-GaN sidewall and these electrons are 
emitted into the 2DEG layer. As shown in Fig. 4(a), the IG 
with/without graphene at reverse bias had negligible change 
after annealing even though the Schottky barrier changed. This 
further confirms that the dominant factor for IG at the negative 
bias is associated with the surface defects caused during the 
fabrication process. A similar conclusion has also been reported 
for previous p-GaN gate HEMTs [31, 32]. According to Ref [31, 
32], the dominant gate leakage mechanism associated with p-
GaN surface defects is found to be Poole–Frenkle emission 
(PFE) for the case of VG < 0 as shown in Fig. 7(b), which can 
be described by: 
𝐽 = 𝐶 𝐸 exp (−
𝑞(𝛷𝑡 − 𝛽√𝐸)
𝑘𝑇
) ,                  (4) 
where 𝐶 = 𝑞𝑛𝜇𝑛 , 𝛽 = √𝑞/𝜋𝜖  is the Schottky factor, 𝑘 is 
Boltzmann’s constant, 𝑞𝛷𝑡 is the trap depth, and 𝐸 = 𝑉𝐺𝑆/𝐿𝐺𝑆 
is the electric field, with 𝐿𝐺𝑆 the shortest distance between the 
gate and source metal.  
The temperature dependent IG-VG of the HEMTs after 
 
Fig. 6.  (a) I–V characteristics acquired in back-to-back diodes. Inset: 
Schematics of the sample structure; (b) Temperature dependence of the current 
measured at V = +0.2 V in back-to-back Schottky contacts. The symbols are 
measured data. The lines are the fitting curves.  
  
 
Fig. 7. Schematic representation of the Au/Ti/p-GaN/AlGaN/GaN HEMT and 
its equivalent circuit.  
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annealing have been measured from 300 K to 450 K. The PFE 
model has been used to fit the data in the negative bias, with the 
trap depth 𝑞𝛷𝑡 and prefactor C as the fitting parameters (Fig. 8). 
The fitting results are illustrated in Fig. 8, where the fitting 
curves are plotted as solid lines and symbols represent selected 
measurement points. The trap depths are 𝑞𝛷𝑡,𝐼−𝐺𝑟 =
0.199 𝑒𝑉 and 𝑞𝛷𝑡,𝑛𝑜−𝐺𝑟 = 0.165 𝑒𝑉 , respectively. The 
prefactor C in the HEMTs without graphene is 
𝐶𝑛𝑜−𝐺𝑟
𝐶𝐼−𝐺𝑟
=
585.70
47.46
= 12.34 times of that with I-graphene. This explains why 
IG in the HEMTs with/without graphene differ a lot in the as-
deposited case even though their Φ𝐵 are comparable extracted 
in Section II-C. Graphene layers passivated the p-GaN surface 
resulting in the neutralization of interface states and, 
consequently, less electron leakage toward the gate foot along 
the p-GaN surface. 
 
 
 
In the VG > 0 regime, the p-i-n junction will be positive bias 
while the Schottky junction will be reverse bias. In the case of 
no-annealing, it is found that the IG are comparable in the 
regime of positive and negative gate bias in Fig 4(a). We deduce 
that the vertical gate current is also small since the Schottky 
barrier is large enough. The graphene contributes to a lower 
gate leakage by reducing the interface defects similar to the VG 
< 0 regime. In the case of after-annealing, the gate leakage 
current in positive bias is much larger than in negative bias. The 
dominant current shall be from the vertical gate current due to 
a lower Φ𝐵in the Schottky junction. The voltage dropped at the 
p-i-n junction is large enough to turn on the diode and the 
dominant conduction mechanism is found to be thermionic field 
emission. Thus, graphene helps to reduce the gate leakage 
current by maintaining a more stable interface and a higher Φ𝐵 
after annealing as analyzed in Section II-C. 
Based on these evidences, it can be deduced that graphene 
can help reduce the interface defects and maintain a more stable 
Au/Ti/p-GaN interface during annealing. In VG > 0 regime, the 
larger Φ𝐵 contributes to a lower gate leakage current and the 
higher VTH. Graphene can also prevent the decrease of gate BV 
during annealing. In the VG < 0 regime, as the defects at the p-
GaN surfaces during the fabrication process are the dominant 
factor for gate leakage, graphene reduces the gate leakage by 
saturating the defects at the p-GaN surface. According to fitting 
the experimental data, it is found that graphene changes the trap 
depth 𝑞𝛷𝑡 from 0.165 eV to 0.199 eV and reduces the prefactor 
C by 12.3 times. 
 
IV. CONCLUSION 
In this work, intrinsic and fluorinated graphene were 
investigated as gate insertion layers for normally-OFF p-GaN 
HEMTs, which formed Au/Ti/graphene/p-GaN interfaces in the 
middle and Au/Ti/graphene/ SiNx on the two sides. 50 times 
larger ION/IOFF ratios, 0.30 V higher VTH increase, 50 times off-
state gate leakage reduction have been achieved by the insertion 
of graphene. For the first time, 12.1 V gate BV has been 
achieved with I-graphene for Schottky gate p-GaN HEMTs. 
This is considered to be the result of a 0.24 eV higher Φ𝐵, and 
the better graphene/p-GaN interfaces. In the negative gate bias, 
IG has been fitted to PFE model, which revealed that graphene 
layers contribute to a 0.034 eV larger trap depth and a 12.3-time 
smaller prefactor. As single-layer graphene can be prepared in 
wafer-size areas [33], This approach is mass-production 
compatible and very effective in improving the ION/IOFF ratios 
and increasing VTH and gate BV of p-GaN gate HEMTs. 
ACKNOWLEDGMENT 
 The work was conducted at Materials Characterization and 
Preparation Center (MCPC) at SUSTech, and we acknowledge 
the technical support from the staff and engineers at MCPC. Dr. 
Mengyuan Hua from SUSTech is acknowledged for useful 
discussions. 
 
REFERENCES 
[1] F. Ren and J. C. Zolper, Wide Energy Bandgap Electronic Devices. 
Singapore: World Scientific, 2003. 
[2] F. Roccaforte et al., “Recent advances on dielectrics technology for SiC 
and GaN power devices,” Appl. Surf. Sci., vol. 301, pp. 9–18, May 2014. 
[3] F. Roccaforte et al., “Challenges for energy efficient wide band gap 
semiconductor power devices,” Phys. Status Solidi A, vol. 211, no. 9, pp. 
2063–2071, Sep. 2014. 
[4] M. Su, C. Chen, and S. Rajan, “Prospects for the application of GaN 
power devices in hybrid electric vehicle drive systems,” Semicond. Sci. 
Technol., vol. 28, no. 7, p. 074012, 2013. 
[5] M. J. Scott et al., “Merits of gallium nitride based power conversion,” 
Semicond. Sci. Technol., vol. 28, Jul. 2013, Art. no. 074013. 
[6] Y. Cai, Y. Zhou, K. J. Chen, and K. M. Lau, IEEE Electron Device Lett. 
26, 435 (2005). 
[7] Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, and M. Yanagihara, 
IEEE Trans. Electron Devices 54, 3393 (2007). 
 
Fig. 8. Negative gate bias current from T = 300 to 450 K measured on HEMTs 
with I-graphene and without graphene. The symbols are selected measured 
data. The lines are the fitting curves using the PFE model.  
 
TABLE II 
SUMMARY OF MODELLING RESULTS OF THE BACK-TO-BACK DIODES AND 
THE HEMTS GATE CURRENT 
  As Deposited 
350 oC 5 min 
annealing 
Φ𝐵 (eV) in 
diodes 
With I-graphene  2.08 1.89 
No graphene 2.09 1.65 
Φ𝑡 (eV) in 
HEMTs 
With I-graphene  \ 0.199 
No graphene \ 0.165 
𝐶 (Ω−1) in 
HEMTs 
With I-graphene  \ 5.86 × 10-7 
No graphene \ 4.75 ×10-8 
 
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
6 
 
6 
[8] H. Y. Wang, J. Y. Wang, J. Q. Liu, M. J. Li, Y. D. He, M. J. Wang, M. 
Yu, W. G. Wu, Y. Zhou, and G. Dai, Appl. Phys. Express 10, 106502 
(2017). 
[9] G. Greco, F. Iucolano, and F. Roccaforte, “Review of technology for 
normally-off HEMTs with p-GaN gate,” Mater. Sci. Semicond. Process., 
vol. 78, no. September 2017, pp. 96–106, 2018. 
[10] E. A. Jones, F. F. Wang, and D. Costinett, IEEE J. Emerging Sel. Top. 
Power Electron. 4, 707 (2016). 
[11] A. Stockman et al., “On the origin of the leakage current in p-gate 
AlGaN/GaN HEMTs,” IEEE Int. Reliab. Phys. Symp. Proc., vol. 2018–
March, p. 4B.51-4B.54, 2018. 
[12] N. Xu et al., “Gate leakage mechanisms in normally-off p-
GaN/AlGaN/GaN high electron mobility transistors,” Appl. Phys. Lett., 
vol. 113, no. 15, 2018. 
[13] G. Greco, F. Iucolano, S. Di Franco, C. Bongiorno, A. Patti, and F. 
Roccaforte, “Effects of Annealing Treatments on the Properties of 
Al/Ti/p-GaN Interfaces for Normally-off p-GaN HEMTs,” IEEE Trans. 
Electron Devices, vol. 63, no. 7, pp. 2735–2741, 2016. 
[14] M. H. Mi, X. H. Ma, L. Yang, H. Bin, J. J. Zhu, Y. L. He, M. Zhang, S. 
Wu, and Y. Hao, Appl. Phys. Lett. 111, 173502 (2017). 
[15] L. Shen, D. Zhang, X. Cheng, et al., “Performance Improvement and 
Current Collapse Suppression of Al2O3/AlGaN/GaN HEMTs Achieved 
by Fluorinated Graphene Passivation,” IEEE Electron Device Lett., vol. 
38, no. 5, pp. 596–599, 2017. 
[16] S. C. O’Hern, C. A. Stewart, M. S. H. Boutilier, J.-C. Idrobo, S. 
Bhaviripudi, S. K. Das, J. Kong, T. Laoui, M. Atieh, and R. Karnik, 
“Selective molecular transport through intrinsic defects in a single layer 
of CVD graphene,” ACS Nano, vol. 6, no. 11, pp. 10130–10138, 2012, 
doi: 10.1021/nn303869m. 
[17] S. Hu, M. Lozada-Hidalgo, F. C. Wang, A. Mishchenko, F. Schedin, R. 
R. Nair, E. W. Hill, D. W. Boukhvalov, M. I. Katsnelson, R. A. Dryfe, I. 
V. Grigorieva, H. A. K. Wu, and A. Geim, “Proton transport through 
one-atom-thick crystals,” Nature, vol. 516, no. 11, pp. 227–230, Dec. 
2014, doi: 10.1038/nature14015. 
[18] Liang X, Sperling B A, Calizo I, et al. Toward clean and crackless 
transfer of graphene[J]. ACS nano, 2011, 5(11): 9144-9153. 
[19] Giubileo F, Di Bartolomeo A. The role of contact resistance in graphene 
field-effect devices[J]. Progress in Surface Science, 2017, 92(3): 143-
175. 
[20] Ferrari A C, Basko D M. Raman spectroscopy as a versatile tool for 
studying the properties of graphene[J]. Nature nanotechnology, 2013, 
8(4): 235. 
[21] T. L. Wu et al., “Forward Bias Gate Breakdown Mechanism in 
Enhancement-Mode p-GaN Gate AlGaN/GaN High-Electron Mobility 
Transistors,” IEEE Electron Device Lett., vol. 36, no. 10, pp. 1001–1003, 
2015. 
[22] M. Ťapajna, O. Hilt, E. Bahat-Treidel, J. Würfl, and J. Kuzmik, “Gate 
reliability investigation in normally-off p-type-GaN Cap/AlGaN/GaN 
HEMTs under forward bias stress,” IEEE Electron Device Lett., vol. 37, 
no. 4, pp. 385–388, 2016. 
[23] A. N. Tallarico et al., “Investigation of the p-GaN gate breakdown in 
forward-biased GaN-based power HEMTs,” IEEE Electron Device Lett., 
vol. 38, no. 1, pp. 99–102, 2017. 
[24] M. Meneghini et al., “Gate stability of GaN-Based HEMTs with P-Type 
Gate,” Electron., vol. 5, no. 2, pp. 1–8, 2016. 
[25] R. Hao et al., “Normally-off p -GaN / AlGaN / GaN high electron 
mobility transistors using hydrogen plasma treatment,” vol. 152106, no. 
2016, pp. 1–5, 2017. 
[26] Y. Zhou et al., “P-GaN Gate Enhancement-Mode HEMT Through a High 
Tolerance Self-Terminated Etching Process,” IEEE J. Electron Devices 
Soc., vol. 5, no. 5, pp. 340–346, 2017. 
[27] G. Lukens, H. Hahn, H. Kalisch, and A. Vescan, “Self-Aligned Process 
for Selectively Etched p-GaN-Gated AlGaN/GaN-on-Si HFETs,” IEEE 
Trans. Electron Devices, vol. 65, no. 9, pp. 3732–3738, 2018. 
[28] H. Jiang, R. Zhu, Q. Lyu, and K. M. Lau, “High-Voltage p-GaN HEMTs 
with OFF-State Blocking Capability after Gate Breakdown,” IEEE 
Electron Device Lett., vol. 40, no. 4, pp. 530–533, 2019. 
[29] D. A. Neamen, Electronic Circuit Analysis and Design, 2nd ed. New 
York, NY, USA: McGraw-Hill, 2002. 
[30] N. Miura et al., “Thermal annealing effects on Ni/Au based Schottky 
contacts on n-GaN and AlGaN/GaN with insertion of high work function 
metal,” Solid-State Electron., vol. 48, no. 5, pp. 689–695, May 2004. 
[31] A. Stockman et al., “Gate Conduction Mechanisms and Lifetime 
Modeling of p-Gate AlGaN/GaN High-Electron-Mobility Transistors,” 
IEEE Trans. Electron Devices, vol. 65, no. 12, pp. 5365–5372, 2018. 
[32] N. Xu et al., “Gate leakage mechanisms in normally off p-
GaN/AlGaN/GaN high electron mobility transistors,” Appl. Phys. Lett., 
vol. 113, no. 15, 2018. 
[33] S. Bae, H. Kim, Y. Lee, X. Xu, et al. "Roll-to-roll production of 30-inch 
graphene films for transparent electrodes." Nature nanotechnology 5.8 
(2010): 574. 
 
